Designing with Non-Volatile Memory for High-Volume Automotive ICs

Designing with Non-Volatile Memory for High-Volume Automotive ICs

 

Available On Demand
Duration 60min
Speakers
Angela Raucher
Product Line Manager
Synopsys
Angela Raucher
Angela Raucher is the Product Line Manager for Synopsys Non-volatile Memory IP Business. She has over 15 years of experience in the semiconductor industry and has held a number of leadership positions in product line management, application support, software development and marketing across embedded processing and mixed signal semiconductor businesses serving Consumer, Industrial, Communications, and Automotive markets.
Martin Niset
Senior R&D Manager
Synopsys
Martin Niset
Martin Niset is Senior R&D Manager for the Non-volatile Memory IP product line at Synopsys. Prior to joining Synopsys, Martin managed all the silicon testing and qualification activities for the NVM product lines at Virage Logic and Impinj. Martin has over 10 years of experience working with embedded NVM including automotive grade embedded Flash technology while at Freescale. Martin holds an Engineering in Physics BS from the Université Libre de Bruxelles, and a Mechanical Engineering MS from the University of Texas, Austin.

Overview:
When designing semiconductors such as sensors and power management ICs for the high-volume automotive market, a critical challenge is designing to meet the demanding requirements of a harsh environment without over-designing. In automotive applications, especially those with Grade 0 requirements, all of the components that make up the design must meet stringent quality and reliability standards at very high temperatures. At the same time, designers must consider the design impacts of additional constraints, such as cost and size.

View this webinar to:

  • Understand the high-volume automotive application requirements for non-volatile memory (NVM) IP in analog ICs
  • Learn how designers can achieve a balance between quality/reliability standards and cost/size constraints by using high-quality NVM IP
  • See how NVM IP vendors’ design decisions affect all phases of the automotive IC’s development - design, design for test, optimizing test flow, and qualification.

Who Should Attend:

Design engineers, design managers, system architects, quality managers, and engineers involved in technical IP decisions who are interested in non-volatile memory IP

Already a member? Login